## 210 MHz 24 Output Buffer for 4-DDR DIMMS for VIA Chipsets Support

## Features

- Supports VIA PRO 266, KT266 and P4x266
- Dual 1- to 12-output buffer/driver
- Supports up to four DDR DIMMs
- Low-skew outputs (< 75 ps)
- Supports $\mathbf{2 6 6 - M H z}, 333-\mathrm{MHz}$ and $400-\mathrm{MHz}$ DDR SDRAM
- SMBus Read and Write support
- Space-saving 48-pin SSOP package


## Functional Description

The CY28354-400 is a 2.5 V buffer designed to distribute high-speed clocks in PC applications. The part has 24 outputs to support four unbuffered DDR DIMMS. The CY28354-400 can be used in conjunction with CY28326 similar clock synthesizer for the PTT880 and KTT880 chipsets.

The CY28354-400 also includes an SMBus interface which can enable or disable each output clock. On power-up, al output clocks are enabled.

## Block Diagram



## Pin Configuration



CY28354-400
SILICDN LABS

## Pin Description

| Pin | Name | PWR | I/O | Description |
| :--- | :--- | :---: | :---: | :--- |
| $11,13,19,21,38,36$, <br> $5,7,44,42,32,30$ | DDRA[0:5]T <br> DDRB[0:5]T | VDD2.5 | O | Clock outputs. These outputs provide copies of BUF_INA and <br> BUF_INB, respectively. |
| $12,14,20,22,37,35$, <br> $6,8,43,41,31,29$ | DDRA[0:5]C <br> DDRB[0:5]C | VDD2.5 | O | Clock outputs. These outputs provide complementary copies of <br> BUF_INA and BUF_INB, respectively. |
| 18, <br> 4 | BUF_INA, <br> BUF_INB | VDD2.5 | I <br> PD | Reference input from chipset. 2.5V input. Internal pull-down <br> 17, <br> 3 |
| FB_OUTA <br> FB_OUTB | VDD2.5 | O | Feedback clock for chipset. |  |
| 45 | I2C_CS | VDD2.5 | I <br> PD | CS for I2C allows for multiple devices to be connected with <br> the same I2C address. Internal pull-down. See Table 1. |
| 46 | ADDR_SEL | VDD2.5 | I <br> PD | Selects I2C Address D2/DC. Internal Pull-down |
| 25 | SCLK | VDD2.5 | I <br> PU | SMBus clock input. Internal Pull-up |
| 26 | SDATA | VDD2.5 | I/O <br> PU | SMBus data input. Internal Pull-up |
| $1,10,16,23,28,33,39,48$ | VDD2.5 |  |  | 2.5V voltage supply |
| $2,9,15,24,27,34,40,47$ | GND |  |  | Ground |

## Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions such as individual clock output buffers, etc., can be individually enabled or disabled. The registers associated with the Serial Data Interface initializes to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions.

## Data Protocol

The clock driver serial protocol accepts Byte Write, Byte Read, Block Write, and Block Read operation from the controller. For Block Write/Read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For Byte Write and Byte Read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 1. The Block Write and Block Read protocol is outlined in Table 2.The slave receiver address is D2/DC depending on the state of the ADDRSEL pin.

Table 1. Command Code Definition

| Bit | Description |
| :---: | :--- |
| 7 | $0=$ Block Read or Block Write operation <br> $1=$ Byte Read or Byte Write operation |
| $(6: 5)$ | 01 to address chip when I2C_CS $=0$ <br> 10 to address chip when I2C_CS $=1$ |
| $(4: 0)$ | Byte offset for Byte Read or Byte Write operation. For Block Read or Block Write operations, these bits should <br> be '00000' |

Table 2. Block Read and Block Write Protocol

| Block Write Protocol |  | Block Read Protocol |  |
| :---: | :--- | :---: | :--- |
| Bit | Description | Bit |  |
| 1 | Start | 1 | Start |
| $2: 8$ | Slave address -7 bits | $2: 8$ | Slave address -7 bits |
| 9 | Write $=0$ | 9 | Write $=0$ |
| 10 | Acknowledge from slave | 10 | Acknowledge from slave |
| $11: 18$ | Command Code -8 bits <br> '00000000' stands for block operation | $11: 18$ | Command Code -8 bits <br> '00000000' stands for block operation |
| 19 | Acknowledge from slave | 19 | Acknowledge from slave |
| $20: 27$ | Byte Count from master -8 bits | 20 | Repeat start |
| 28 | Acknowledge from slave | $21: 27$ | Slave address -7 bits |
| $29: 36$ | Data byte 0 from master -8 bits | 28 | Read $=1$ |
| 37 | Acknowledge from slave | 29 | Acknowledge from slave |
| $38: 45$ | Data byte 1 from master -8 bits | $30: 37$ | Byte count from slave -8 bits |
| 46 | Acknowledge from slave | 38 | Acknowledge |
| $\ldots$. | Data bytes from master/Acknowledge | $39: 46$ | Data byte 0 from slave -8 bits |
| $\ldots$. | Data Byte $N-8$ bits | 47 | Acknowledge |
| $\ldots$ | Acknowledge from slave | $48: 55$ | Data byte 1 from slave -8 bits |
| $\ldots$. | Stop | 56 | Acknowledge |
|  |  | $\ldots .$. | Data bytes from slave/Acknowledge |
|  |  | $\ldots .$. | Data byte $N$ from slave -8 bits |
|  |  | Not Acknowledge |  |
|  |  | Stop |  |
|  |  |  |  |

## Serial Configuration Map

- The Serial bits will be read by the clock driver in the following order.

Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte $N$ - Bits 7, 6, 5, 4, 3, 2, 1, 0

- Reserved and unused bits should be programmed to "0"
- SMBus Address for the CY28354 is as follows.

|  | A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL ADDR $=1$ | 1 | 1 | 0 | 1 | 0 | 0 | 1 | - |
| SEL ADDR $=0$ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | - |

Byte 22: Outputs Active/Inactive Register (1 = Active, 0 = Inactive), Default ( $\mathrm{Hi}-\mathrm{z}$ ) = Active

| Bit | @Pup | Pin \# | Description |
| :---: | :---: | :---: | :---: |
| Bit 7 | 0 |  | Input Threshold Control |
| Bit 6 | 0 |  | $\begin{aligned} & \text { 00: Normal }(1.25 \mathrm{~V}) \\ & 01: 1.20 \mathrm{~V} \\ & 10: 1.15 \mathrm{~V} \\ & 11: 1.10 \mathrm{~V} \end{aligned}$ |
| Bit 5 | 0 | 17 | FBOUTA Control, 0 = Enable, 1 = Disable |
| Bit 4 | 0 | 3 | FBOUTB Control, 0 = Enable, 1 = Disable |
| Bit 3 | 1 | $\begin{aligned} & 30 \\ & 29 \end{aligned}$ | DDRBT5, DDRBC5 |
| Bit 2 | 1 | $\begin{aligned} & 32, \\ & 31 \end{aligned}$ | DDRBT4, DDRBC4 |
| Bit 1 | 1 | $\begin{aligned} & 42, \\ & 41 \end{aligned}$ | DDRBT3, DDRBC3 |
| Bit 0 | 1 | $\begin{aligned} & 44, \\ & 43 \end{aligned}$ | DDRBT2, DDRBC2 |

Byte 23: Outputs ActivelInactive Register ( $1=$ Active, $0=$ Inactive), Default = Active

| Bit | @Pup | Pin \# |  |
| :--- | :---: | :--- | :--- |
| Bit 7 | 1 | 7, <br> 8 | DDRBT1, <br> DDRBC1 |
| Bit 6 | 1 | 5, <br> 6 | DDRBCription <br> DDRBC0 |
| Bit 5 | 1 | 35 | DDRAT5, <br> DDRAC5 |
| Bit 4 | 1 | 38, <br> 37 | DDRAT4, <br> DDRAC4 |
| Bit 3 | 1 | 21, | DDRAT3, <br> DDRAC3 |
| Bit 2 | 1 | 19, | DDRAT2, <br> DDRAC2 |
| Bit 1 | 1 | 13, | DDRAT1, <br> DDRAC1 |
| Bit 0 | 1 | 14 | DDRAT0, <br> DDRAC0 |

CY28354-400
SILICDN LABS

## Absolute Maximum Conditions ${ }^{[1]}$

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage to Ground Potential | -0.5 | 4.6 | V |
| $\mathrm{~V}_{\text {in }}$ | DC Input Voltage (except BUFF_IN) | -0.3 | $\mathrm{~V}_{\mathrm{DD}^{+}+0.3}$ | V |
| $\mathrm{~V}_{\text {out }}$ | Output Voltage | 1.1 | $\mathrm{~V}_{\mathrm{DD}}-0.4$ | V |
| $\mathrm{~T}_{\mathrm{s}}$ | Temperature, Storage | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{a}}$ | Temperature, Operating Ambient | 0 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\varnothing_{\mathrm{JC}}$ | Dissipation, Junction to Case (Mil-Spec 883E Method 1012.1) | 36.39 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\varnothing_{\mathrm{JA}}$ | Dissipation, Junction to Ambient (JEDEC (JESD 51) | 77.99 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{ESD}_{\mathrm{h}}$ | ESD Protection (Human Body Model) | - | 2000 | V |

## DC Electrical Specifications

| Parameter | Description | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD2.5 }}$ | Supply Voltage | 2.3 | - | 2.7 | V |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | - | 6 | - | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | - | 5 | - | pF |

## AC Electrical Specifications

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | For all pins except SMBus | 0.3 | - | 0.7 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 1.7 | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{I}_{\mathrm{OH}}$ | Output HIGH Current | $\mathrm{V}_{\mathrm{DD}}=2.375 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}$ | - | - | -12 | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | Output LOW Current | $\mathrm{V}_{\mathrm{DD}}=2.375 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.2 \mathrm{~V}$ | - | - | 12 | mA |
| $\mathrm{~V}_{\mathrm{OL}}$ | Output LOW Voltage ${ }^{[2]}$ | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.375 \mathrm{~V}$ | - | - | 0.5 | V |
| $\mathrm{~V}_{\mathrm{OH}}$ | Output HIGH Voltage ${ }^{[2]}$ | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.375 \mathrm{~V}$ | 1.7 | - | - | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current ${ }^{2]}$ | Unloaded outputs, 133 MHz | - | - | 400 | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current | Loaded outputs, 133 MHz | - | - | 500 | mA |
| $\mathrm{I}_{\mathrm{DDPD}}$ | Supply Current | All outputs off | - | - | 2 | mA |
| $\mathrm{~V}_{\mathrm{OUT}}$ | Output Voltage Swing | See Test Circuity. See Figure 1 | 0.7 | - | $\mathrm{V}_{\mathrm{DD}}+0.6$ | V |
| $\mathrm{~V}_{\mathrm{OC}}$ | Output Crossing Voltage |  | $\mathrm{V}_{\mathrm{DD}} / 2-0.3$ | $\mathrm{~V}_{\mathrm{DD}} / 2$ | $\mathrm{~V}_{\mathrm{DD}} / 2+0.3$ | V |
| $\mathrm{IN}_{\mathrm{DC}}$ | Input Clock Duty Cycle |  | 40 | - | 60 | $\%$ |

## Switching Characteristics ${ }^{[3]}$

| Parameter | Name | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| - | Operating Frequency |  | 60 |  | 210 | MHz |
| - | Duty Cycle $^{[2,4]}=\mathrm{t}_{2} \div \mathrm{t}_{1}$ | Measured differentially at $\mathrm{V}_{\mathrm{CROSS}}$ | $\mathrm{IN}_{\mathrm{DC}}-2 \%$ | - | $\mathrm{IN}_{\mathrm{DC}}+2 \%$ | $\%$ |
| $\mathrm{t}_{3 \mathrm{~d}}$ | DDR Rising Edge Rate $^{[2]}$ | Measured single ended at 20\% to 80\% of $\mathrm{V}_{\text {DIF }}$ | 1.0 | 2.0 | 5.0 | $\mathrm{~V} / \mathrm{ns}$ |
| $\mathrm{t}_{4 \mathrm{~d}}$ | DDR Falling Edge Rate ${ }^{[2]}$ | Measured single ended at 80\% to 20\% of $\mathrm{V}_{\text {DIF }}$ | 1.0 | 2.0 | 5.0 | $\mathrm{~V} / \mathrm{ns}$ |
| $\mathrm{t}_{5}$ | Output to Output Skew for <br> DDR $^{[2]}$ | All outputs equally loaded. <br> See Figure 1. | - | - | 75 | ps |
| $\mathrm{t}_{6}$ | Input to Output Propagation <br> delay | At output load of 15 pFn | - | - | 6 | ns |

## Notes:

1. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
2. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.
3. All parameters specified with loaded outputs.
4. Duty cycle of input clock is $50 \%$. Rising and falling edge rate is greater than $1 \mathrm{~V} / \mathrm{ns}$.

## Switching Waveforms



## Duty Cycle Timing



## Output-Output Skew



Figure 1 shows the differential clock directly terminated by a $120 \Omega$ resistor.


Figure 1. Differential Signal Using Direct Termination Resistor

## Layout Example for DDR 2.5V



FB = Dale ILB1206-300 (300 @ @ 100 MHz ) or TDK ACB 2012L-120
Ceramic Caps C3 = 10-22 $\mu \mathrm{F} \quad \mathrm{C} 4=0.005 \mu \mathrm{~F}$
( $=$ VIA to GND plane layer $\quad$ V =VIA to respective supply plane layer
Note: Each supply plane or strip should have a ferrite bead and capacitors All bypass caps $=0.1 \mu \mathrm{~F}$ ceramic

## Ordering Information

| Ordering Code | Package Type | Operating Range |
| :--- | :--- | :--- |
| Lead Free | 48 -pin SSOP | Commercial, $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| CY28354OXC-400 | 48 -pin SSOP - Tape and Reel | Commercial, $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| CY28354OXC-400T |  |  |

## Package Drawing and Dimension

## 48-Lead Shrunk Small Outline Package 048



The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

